CaltechAUTHORS
Published July 1992 | Version Published
Book Section - Chapter Open

Optoelectronic Chip for the Implementation of Back Error Propagation

Creators

  • 1. ROR icon California Institute of Technology

Abstract

We present a CMOS silicon chip that optically implements the back error propagation (BEP) algorithm [1] of a two layer neural network. The chip has eight units (or "neurons") on a area of approximately 2x2 mm. Each unit consists of a phototransistor as the detector, a modulator pad for light modulation, sample-and-hold circuits, and additional circuits necessary to perform the BEP algorithm.

Additional Information

© 1992 IEEE.

Attached Files

Published - 00697512.pdf

Files

00697512.pdf

Files (73.2 kB)

Name Size
md5:0ac75b04adbd2fe80f9b1d164ebe2a76
73.2 kB Preview Download

Additional details

Identifiers

Eprint ID
77983
Resolver ID
CaltechAUTHORS:20170606-170443031

Dates

Created
2017-06-07
Created from EPrint's datestamp field
Updated
2021-11-15
Created from EPrint's last_modified field